Abstract
Introduction
Simulation is a widely used and effective tool for evaluating computer performance. For superscalar processors very detailed simulation models [ 1 , 2, 3] are typically developed to support design decisions and to permit accurate performance estimates prior to chip fabrication. They are also used in the research environment to quantify performance improvements provided by microarchitecture innovations. For these detailed processor models, simulation times are relatively long, often requiring many hours for a single run. Furthermore, simulations are based on specific benchmark programs and consequently only provide performance information for programs similar to the benchmarks. Although long runtimes and benchmark constraints limit the amount of design space exploration, detailed simulation is critical for evaluating specific design points and is widely used in both industry and academia.
Reducing the input size of benchmark programs can shorten simulation times. In [4] some practical input reductions to Spec2000 are shown, for either validating research simulators, obtaining quick performance estimates, or accurate performance estimates. Although it is possible to obtain quick (1 minute) performance estimates, some benchmarks also have very high errors (up to 80%) compared to the full input.
Trace sampling [5, 6, 71 can be used to reduce runtimes and can be made to work reasonably well for uniprocessor performance simulation. However it requires detailed understanding of the program, is restricted to specific benchmarks, and has cold-start problems at the beginning of each sample segment. An alternative to detailed simulation is the use of analytical models [8, 9, 101 . However, existing analytical models of superscalar processors are hard to modify and adapt to other microarchitecture. Consequently, analytical models must be kept simple (compared with the detailed simulation models) or are restricted to processors much simpler than today's superscalar processors.
We and others have proposed and have been studying an approach where certain processor and program statistics are collected or otherwise generated, and a processor model is then probabilistically simulated with these statistics as inputs [ I ] , 12, 131. The simulation quickly converges to a solution (performance estimate). Superscalar processors, and eventually large systems built of superscalar processors, can be rapidly simulated with this technique referred to as statistical simulation.
Although it has been previously used (in a limited way), we do not believe that either the overall accuracy of statistical simulation or several alternatives for modeling have been properly studied or evaluated. In this paper, we first focus on the general process flow of statistical simulation. We then study its use for superscalar processors by developing several models of synthetic trace generation, with different degrees of detail. We validate the model's accuracy against a detailed simulation model and study its convergence properties. Then, we discuss the applicability of the model for processor design by modifying some processor parameters and 
Statistical simulation methodology
The simulation process is illustrated in Figure 1 . First, a benchmark program is simulated with a detailed execution driven simulator to produce a dynamic instruction trace. The program instruction trace is then analyzed to generate statistical tables of intrinsic program characteristics and statistics about locality events. Intrinsic characteristics should be as independent as possible of the underlying microarchitecture (no speculation or cache information) but do depend on the compiler and the ISA. Locality events, such as branch miss-prediction rate, or cache misses, which depend on the specifics of the microarchitecture are also collected for specific cache and branch prediction configurations. We refer to this part of the process flow as the "front-end". It needs to be done only once for each benchmark program to be studied.
Then, to carry out a statistical simulation, the program statistics are used to drive the random generation of a synthetic instruction trace. This synthetic instruction trace, including branch and cache hidmiss information, is fed into a superscalar processor simulator. The processor model itself is simplified, modeling the major pipeline resources without ever having to compute values, store results, or model the memory hierarchy in detail.
The statistical simulator "back-end" processes the randomly generated synthetic trace, and assumes convergence when the standard deviation of the instruction throughput is less than 1 percent for a sequence of 2000 cycle samples (Section 3 discusses convergence in more Cache & bpred event generator 000 processor core (Synthetic simulator) detail). This convergence usually happens after a few tens of thousands of clock cycles of simulation.
Applications
The statistical simulation model is simple, and after the initial trace-driven characterization, a simulation run can be performed very quickly, literally orders of magnitude faster than with conventional detailed simulation of a full benchmark program. Assuming for the moment that the results are reasonably accurate (as will be shown later in this paper Section 3.2) there are a number of potential applications.
Processor evaluation --This is perhaps the most obvious application because it is the common application for conventional detailed simulation. Although statistical simulation is probably not accurate enough to replace detailed simulation for making final design decisions, it can be quite useful as a complementary tool for rapid design space evaluation. Due to the simple processor model, microarchitecture modifications are straightforward relative to modifications of a conventional execution driven simulator. New benchmarks can easily be created to stress various aspects of a processor that are not stressed by a set of existing benchmarks. A design space can be covered very quickly by repeatedly running a set of pre-parameterized benchmarks over a set of microarchitecture variations [13] , or an application program space can be covered by varying the parameters that drive the synthetic benchmark generator.
System evaluation -In some respects, we consider this to be an even better application than uniprocessor evaluation. Large-scale systems containing many processors, large memory systems, and running large applica-tions simply cannot be simulated over realistic time scales if detailed clock-cycle simulation is done systemwide. For system design, the processor microarchitecture is typically fixed and the system structure is being evaluated. In this application, it is easy to simulate systems as they scale in numbers of processors and memory systems. Furthermore, by adjusting workload parameters based on forecasts of application characteristics it is possible to extrapolate and predict system performance for future applications.
Program characterization --In the process of generating synthetic versions of real benchmarks and validating the accuracy of statistical simulation, we are effectively isolating those program features that affect performance from those that do not. And, these key program parameters may provide a way of concisely characterizing benchmarks. These parameters can be used to extrapolate the performance of an application program from the performance for a benchmark with similar characteristics or to test the "coverage" of a benchmark suite.
Physical design -A fast statistical simulation model can be incorporated into sophisticated physical design tools. For example, for a given floorplan, estimated delays can be fed into a parameterized processor performance model and performance can be quickly evaluated via statistical simulation. An automatic floorplanner can then incorporate such a performance model as it systematically searches for performance-optimal floorplans.
High-level power modeling --Another physical characteristic of growing importance is power consumption. Statistical simulation can be incorporated into a power estimation tool [ 141 to allow fast evaluation of the average power consumption of a program. This would be particularly useful for embedded systems where a small set of programs are typically used in a given application.
Minimal statistical model
In this section we develop a basic statistical simulation model. First, we describe the modeling of program characteristics, then the processor and the localitycapturing structures such as caches and branch predictors.
Base program characteristics model
Two types of statistical tables are used to construct the synthetic instruction stream, one is used to generate an instruction type, and the second is used to determine register dependences among the instructions.
Basic instruction mix
An important first step in reduction of the real dynamic instruction stream to a synthetic stream is the reduction of the full instruction set (typically containing 100+ opcodes) to a much smaller set of generic types.
We settled on 14 instruction types; the instruction types can be found in the left hand column of Table 2 (further described in section 3.1). A simple instruction mix is then formed by analyzing the dynamic trace of the benchmark program and determining the percentage of each of the basic instruction types. In later sections we consider more sophisticated methods of characterizing the instruction stream, but the basic instruction mix is an important method to consider because of its simplicity.
Instruction dependences
Besides the mix of instructions, another important characteristic is their interdependences; for this simple model we consider register dependences. Dependences should be characterized according to the distance between two dependent instructions [ I ] and, we have found, as a function of the instruction types. A dependence matrix is used to model the dependences between the individual instructions. One method for building a dependence matrix is to collect distributions that give the probability that an instruction of a particular type is dependent on the one immediately before it, two instructions before it, etc.; i.e. "upstream" dependences. A variation is to collect probability distributions for each of an instruction's register operands [I21 [13] . A problem with this approach occurs during the trace construction process when the instruction at the selected dependence distance does not produce a register value, e.g. it is a store or branch instruction. In this case, some fix-up is required, for example by going back to the distribution and trying again. Oskin et al. in [ 131 prevent instructions being dependent on stores only within the same basic block; but nothing is enforced beyond the basic block boundary. Eeckhout et al. in [12] generate multiple dependences until no store or branch appears to produce an output. If this fails to happen, the instruction is marked dependent on previous instruction, at a fixed distance.
We use another approach, "downstream" dependences, where the dependence table contains probabilities that an instruction at distance d in the future will be dependent on the instruction currently being generated. Then constructing dependences consists of generating a dependence condition for all instructions up to N in the future, where N is the maximum expected size of instruction windows that will be simulated (for instructions farther than N , the dependence will not affect performance). This approach implies that some instruction may depend on more (or fewer) preceding instructions than it has operands. Hence, the branchktore dependence problem is fixed, but a problem with mismatches in numbers We developed a statistical model of a superscalar processor core, using SimpleScalar [ I ] as a guide. It has a small number of instruction types, and there is no register file because all dependences between instructions are probabilistically generated. The instructions move through the instruction window, functional units, and reorder buffer (Register Update Unit -RUU -in SimpleScalar) cycle by cycle as in a real pipelined superscalar processor, but no actual data values have to be evaluated. The full processor core requires a little over 1000 lines of C code.
Modeling locality structures
In forming the statistical simulation model, we would like to completely separate program characteristics (mix, dependences, basic block sizes, etc.) from hardware implementation characteristics (pipeline lengths, instruction issue width, etc.). Unfortunately, we know of no general locality statistics that yield good accuracy for a range of caches/predictors. Consequently, this information will be an input to the statistical simulator. Every program has different locality statistics for the particular front-end architecture, which, together with the default microarchitecture, form the design space reference point. From that point, other designs with different caches and predictors can be studied by varying the miss rates ( Table 1) . Of course, this may require additional trace-driven studies to determine the miss rates for different cache configura- 
Processor model validation

Methodology
The base architecture simulated with SimpleScalar is given in Tables 2, 3 , and 4. The primary performance metric used for this comparison is the average execution rate, instructions per cycle (IPC). We began the validation process by checking the accuracy of the various statistical components separately. We started with full instruction traces, not statistically generated, and mapped the instruction opcodes onto the generic instruction types (cf. standard deviation over multiple runs using different random seeds is about 2% of the IPC --informally, the "noise" level (convergence values for compress, for different seeds, are shown in Figure 3 ). This is not the error with respect to SimpleScalar, only differences in estimated performance among multiple runs. Figure 4 shows the error of Statistical Simulation using Mix for all Spec95 benchmarks run for 1 billion instructions on the Spec Reference Input. We can see the results are relatively accurate (within 5% of SimpleScalar for half of the benchmarks, 15% error for tomcatv and 20% error for compress and 12% error for gcc), even though the synthetic instruction stream is formed in a simple manner using a basic instruction mix. The reason behind the high error in compress is that it spends all of the first 1 billion instructions of the Spec Reference Input initializing the data structures. This code is a very tight loop spanning over 6 branches. Two of these share 85% of the branch mispredictions, and a third branch has the remaining 15%. This imbalance of mispredictions together with the very repetitive code pattern, make simple statistical simulation difficult. In the next section, we refine the synthetic instruction model in an attempt to reduce modeling errors, with special attention given to the kind of behavior exhibited by compress.
We note that statistical simulation using mix overestimates the performance of most benchmark programs. This can be attributed to simplified modeling of several second-order effects, for example dependences among memory references are not modeled. Also, for programs not having a long, dominant critical path, averaging dependences is an accurate model. However, if there is a long, dominant critical path, average dependences will generate multiple small dependence chains instead of one long dependence chain, leading to a performance overestimation.
Enhanced Instruction Models
Now, we look at various refinements of the basic model for synthetic trace generation in order to increase accuracy (possibly increasing convergence time). Each workload model must describe the control flow, the distribution of instruction types, the distribution of locality events, and instruction or memory dependences.
The simple mix described earlier defines control flow and the instruction distribution in a unified way. More complex models describe them separately, first by using a distribution of basic block sizes then by using an instruction distribution (excluding branches). A more detailed model may have a different instruction distribution for each basic block size. We studied a number of combinations and will describe three that seem to be most useful.
Basic block generation
The length of basic blocks is an important aspect of program behavior because when combined with branch mispredictions it affects the number of valid instructions in the superscalar instruction window. We first collect the complete distribution of basic block sizes over a benchmark trace. Then, the synthetic instruction genera- Figure 6 ). Overall, the average error increases with the size of the processor configuration. Indeed, a larger issue window offers more combinations of issuing sequences, and it is less likely that our dependence model statistically regenerates the same sequence. This may lead to a higher average error.
Basic block instruction profile
Thus far we have considered generating instructions from a single trace-wide mix. In real programs, especially within loops, the type of instruction tends to be a function of its location with respect to branches; for example, load instructions tend to follow a branch, and store instructions tend to immediately precede branches. Consequently, instead of having a single global program Mix, we consider a method of generating a synthetic instruction stream where the probability of an instruction of each type is a function of its distance from the immediately preceding branch. We call this instruction distribution the Branch Distance Profile.
Another way to refine synthetic instruction generation is to keep a different instruction mix for each basic block size. The reasoning is that long basic blocks tend to be computation bound with relatively higher numbers of ALU operations. This leads us to the Block Size Profile that maintains a different instruction distribution for each member of the basic block distribution.
As a further refinement, one can combine the features of the Block Size Profile and the Branch Distance Profile by adding a third dimension to the instruction distribution matrix. That is, we maintain a distribution of instruction types over different basic block sizes and distances from the previous branch. We call this the Block Profile. Figure 6 shows validation results for the four instruction distributions just described, on different processor configurations.
For small configurations (4-way superscalar) simple mix achieves comparable or better accuracy than complex distributions. For example, the base architecture statistically simulated with mix has 7.6% error, and 8.2% error with block profile, but converges 8 times faster (Figure 7) . More complex models, however, have a 20% smaller coefficient of variation (ratio of the standard deviation to the mean, and that we simply call "variation" later in this paper), when running simulations with different seeds (Figure 8 
Improving dependence modeling
As mentioned earlier, compress code contains a few tight loops. Because of the recurrent code pattern, it is important to get the correct dependence information to achieve accurate simulation.
We observe that one could also make the dependence distribution a function of the basic block size. The results for this model are shown in Figure 7 , under Bblock Dependences. The accuracy for per1 is improved by 5%, and for compress by 4% for the same the convergence time.
Locality statistics
Just as dependence modeling is improved by using statistics dependent on basic block size, we can keep different cache and branch prediction statistics for each basic block size. The source of error in compress was a large imbalance between branch mispredictions for different static branches. Making branch prediction statistics a function of the basic block size took the error in conipress error down to 5%, as shown in Figure 7 . It is important to note that the average absolute error on SpecInt went down to 5% for the base architecture ( Figure 6) 
Summary: three main models
We observe that all models should generate basic blocks based on a distribution indexed by the recent brunch histon (Branch Histor? BBlock Distribution) as it enables better accuracy and fast convergence. Simple models for which speed is critical should fill basic blocks with a global Mix. Intermediate models seeking good performance, yet reasonable complexity should use a Block Size Profile instruction distribution within basic blocks, and instruction dependences should be a function of the basic block size. Finally, for applications to processor design, where accuracy is critical, and the performance of locality structures can be studied in other ways, Block Profiling with Basic Block Dependences, and Basic Block Locality events work well.
Uniprocessor performance evaluation
A potential application of the statistical simulation model is design space exploration where the full range of program characteristics and a broad range of microarchitecture parameters can be studied. The study in [ 131 is a very good example where data value prediction was studied for a wide range of prediction characteristics.
For studying the performance improvements (or losses) of a specific feature for a set of benchmarks, the value of statistical simulation is less clear. Many proposed microarchitecture features provide improvements of five percent or less -in the "noise" for statistical simulation. However, for this application, the absolute performance is not as important as the relative performance improvement (or loss). I.e., the usefulness of statistical simulation depends on how well performance measurements "track the measurements in detailed simulation. We now consider the ability of statistical simulation to track performance improvements due to microarchitecture changes.
For the first set of experiments, we changed the L1 data and instructions cache sizes in SimpleScalar from 16KB to 32KB (Double Cache) and measured the performance. Then, we applied the two different cache mss rates to the statistical simulator, and left everything else unchanged. The same procedure was repeated by reducing the instruction and data cache to 8KB (Half Cache) . Similarly, we increased the number of predictor entries from 2048 to 4096 entries (Double BP), then reduced it to 1024 entries (Half BP). Our last experiment changed the instruction issue width from 4 to 2 (Half Issue) and 8 (Double Issue) . These experiments were run for 16, 32 and 64 RUU. Because we are interested in how well the errors track, we computed the speedups for the statistical version of each experiment and for the detailed SimpleScalar version. If the speedups (harmonic mean of all benchmark IPCs over the initial harmonic mean) are exactly the same, then the statistical simulation accurately estimates the relative performance improvement (or loss). Figure 9 shows the differences of the initial and final harmonic mean numbers, for the architecture changes presented here.
Performance estimates with statistical simulation are very close for changes in the cache memory and branch predictor (less than 0.01 error in the predicted mean for a change of up to 0.5) but do not track as well for changes in issue width (0.025 error in the predicted mean for a 2). Indeed, changing the issue window size also changes the actual cache and branch prediction hidmiss rates but we keep them constant, changing only one parameter at a time. Figure 10 shows how performance estimates track detailed simulation for some of the instruction generation models we presented earlier. The error in harmonic mean change (measured here as the ratio of the final to the initial mean or performance speedup) for all architecture changes presented earlier, for each workload model and RUU size is shown. In general, the statistical simulation does not estimate performance as well for wide-issue architectures (8-way 64 RUU, .has 2.5% average error in performance speedup) as for smaller configurations (4-way 16, 32 RUU have 1.5% error in performance speedup). It is important to notice that performance does not track significantly better with more complex models.
Overall, we see it is possible, with simple models, to predict program speedups of common changes in cache miss rates, branch misprediction rates or issue width, with only a few percent average error. We conclude that evaluating a design space using statistical simulation is a useful technique, which can evaluate the design space quickly, relatively accurately, and with very simple models. As such, it should not be viewed as a replacement for detailed simulation, but as a very useful complement.
Summary and conclusions
We have presented a number of statistical workload models suitable for statistical microarchitecture simula-tion. After an initial phase collecting statistics, instructions are randomly generated based on the data gathered.
The instruction throughput converges within seconds to a statistical performance estimate. This approach leads to a number of potential applications involving design space exploration.
We started our study by examining the tradeoffs between convergence speed, accuracy, and variance over multiple runs using several workload models. The more interesting models first generate a basic block size from a distribution, then populate it from a separate instruction mix. The simplest such model, Bblock Mix, achieves the fastest convergence time with less than 8% average error on our base architecture for the SpecInt95 benchmark programs. The most detailed model, Block Profile with Bblock locality events, correlates the instruction mix, cache and branch prediction miss rates, and dependences, with the basic block size. This leads to a little more than 5% average error with a convergence time three times that of the simple model.
Our initial study of each workload model used the same locality characteristics (e.g. cache and branch predictor) as those captured during the statistical collection phase. However, design space exploration requires iterations over a range of microarchitecture characteristics (cache and branch prediction performance, issue width, window size, etc.). We studied the accuracy of each model in predicting the performance effect of simple microarchitecture configuration changes by extrapolating locality statistics from an initial design point to new configuration s.
A complex correlation between basic block sizes and locality events makes it non-intuitive to extrapolate locality event rates on a basic block basis. This means the most accurate model is probably less appropriate for design space exploration, though it accurately represents the workload and precisely evaluates the performance for single design points.
We showed, however, that the simple model (Mix with separately generated basic blocks) performs as well as more complex instruction distributions for measuring relative speedups when designs are modified. Within seconds, this method can evaluate the relative performance of various microarchitecture changes (in caches, branch predictors, and issue widths) with less than four percent average error in the performance speedup. Thus, statistical simulation appears to be a good to complement to detailed timing simulation for fast design space exploration.
